Abstract -This paper introduces a class of efficient linear-phase FIR decimators for attenuating the out-of-band noise generated by a high-order sigma-delta analog-to-digital modulator. The stopband attenuation of these decimators is more than 120 dB. The decimators contain no generd multipliers and a few data memory locations. thereby making them easily VLSI-realizable. This is achieved by using several decimation stages with each stage containing a small number of delays and arithmetic operations. Some of the stages have been constructed using low-order building blocks which are combined to give a selective filter using a few additional tap coefficients and adders. The output sampling rate of these decimators is the minimum possible one and the proposed decimators can be used. with very slight changes. for many oversampling ratios. hithermore. these deciniators attenuate highly the undesired out-of-band signal components of the input signal. thus significantly relaxing the anti-aliasing prefilter requirements.
I. INTRODUCTION
Efficient high resolution analog-to-digital conversion is obtained by using oversampled sigma-delta modulation with one-bit quantizat.ion. 3loditlation together wit.h oversampling moves most of t,he quantization noise out of the ba.seband. The noise lying out of the baseband can then be reduced by using a decimator.
The bottleneck in superresolution signiaidelta A/D conversion 1ia.s I~c~e n so fa.r the analog sigma-delta modulator. A high-order noise shdpiitg is needed t o achieve both a. high resolution and a wide baseba.nd [l] , [2] . The maln problem with high-order modula.tors is their stability, which seeins to be solved in few years resulting moduhtor structures t1ia.t will reach the technologv limits 13). It is obvious that high-quality digital decima.tors are needed in such systems. In order to effectively a,ttenua.te the out-of-band noise a.nd to simulatenously serve as a selective anti-alias filter. the stopba.nd attenuation of the decima.tor must be high. This results in a, high filter order.
Recently, the authors have proposed a class of high performance linear-plia.se FIR deciniat,or structures which ca,n be easily integrated in a small a.rea ill. i. 51. Simi1a.r structures for efficient. interpolators have been given in [GI. The proposed decimators have been designed to work a.t the output of a second-order sigma-delta niodula.tor. In order to optimize both t.he decimator performance (noise, baseband frequency) and the VLSI realiza.bility (circuit a.rea,. power. speed), the proposed decimators have been designed to consist of several stages with each stage requiring a small number of arithmetic operations.
The optimization is performed in such a. way that no general multipliers a,re required. To a.chieve this goal. some of the filter sta.ges a.re constructed as a tapped cascaded interconnection of low-order subfilter. The overall filter is constructed using a fixed part and a.n adjustable part. \t'ith slight changes in the a.djust.able filter p u t . the overall filter cau be used for many oversampling ratios. Lloreover. the output sa.mpling ra.te is the minimum possible one and the proposed decimators a.ttenua.te highly the undesired input sigi1a.l components lying out of the baseband. thereby relaxing the a,iit.i-aliasing prefilter requirements. 
STATEMENT OF THE PROBLEM
The block diagram for the overall system is depicted in Fig. 1 . The output sampling rate of the sigma-delta modulator is M times the final sampling rate fs. We state the amplitude requirements for the decimator i n the form When these specifications are satisfied. then the signal components aliasing into the passband [0, n f s / 2 ] arc attenuated at least by l/&. We consider the following criteria:
6, = 0.0001. 6s = 0.000001, cy = 0.907. In this case, the stopband attenuation is at least 120 dB. a has been selected such that the passband edge becomes 20 kHz for the final output sampling rate of f5 = 44.1 kHz.
PROPOSED C'LASS OF DECIMATORS
To reduce the arithmetic complexity of the decimator, it is preferred to construct it using several low-order stages. instead of one high-order stage (see. e.g., [TI) . A multistage implementation of the proposed decimator is given in Fig. 2 Thus this term corresponds to linear-phase FIR filters. Linear-phase filters with transfer functions consisting of the above recursive terms have been used for sampling rate alteration in [8] and [9] . Using the techniques proposed in these papers, we can implement G( z ) using the substructures shown in Fig. 2 . We note that when the feedforward term 1-z-Ii is transfered after the sampling rate reduction by a factor of h-, it becomes 1-z-I. It should be noted also that if 1's or 2's complement arithmetic (or modulo arithmetic in general) and the worst-case scaling are used. the output values of the filter G( z ) implemeted as shown in Fig. 2 are correct even though there may occur internal overflows in the feedback loops realizing the term 1/(1 -z-'). The proofs of this fact can be found in [9] and [lo] . Also, under the above conditions, the effect of temporary miscalculations vanishes from the output in finite time and initial resetting is not necessarily needed. The scaling constant 2-' has been selected according to the worst-case scaling.
The design criteria stated in the previous section can be optimally met by selecting five terms in G ( z ) . The explanation to this will be given in the next section. In the following section. we shall show how the filter parts H I ( z ) , H2( z ) , H3( z ) , and H4( z ) can be properly designed in such a way that they contain no general multipliers and the overall filter meets the given criteria.
I t t~p l e t t l e~~t a t i~~t of the proposed derirtiator.
I v . DESIGN OF SUBFILTERS To avoid the use of general multipliers, the subfilters H I ( : ) , H 2 ( z ) , H3( z ) , and H4( z ) have been designed to be special tailored filters. The transfer functions are H 1 ( z ) = 2-11-9 + f i l ( 2 ) . The amplitude respouse of the overall design is depicted i n Fig. 3 for df = 6-1. The subfilters H i ( z ) . H 2 ( z ) . and H3( z ) are special half-ba.nd filters which ca.n be implemeted effectively using a polyphase structure based on the commutative model [ll] . The structures resulting by properly sharing the delays between the two branches a.re shown in Fig. 4 . Fig. 4(a) gives the structure for HI(--). Fig. 4(b) for H 2 ( z ) . a.nd Fig. 4(c) for H 3 ( z ) . The ta.p coefFicietits are 01 = 2-1 + 2-2. b3 = 2-' + 2-3 + 2-' . and b4 = 2-3 + 2-5 + 2-20. Note that. the ta.p coefficients are the same for H a ( --) and H3( z ) . One of the branches for all the three filters is a. pure delay term. For HI( z ) , the other hra.nrlr i s a tapped casca.ded interconnection of t hree identical subfilters of order 3. for H 2 ( z ) , the other bra.nch consists of seven identicaJ subfilters of order 3, a.nd. for H g ( z ) . seven ideut.ical subfilters of order 21.
Hg ( passband centered at 16kfs/2 for k = 1,2,. . . , hl/l6. The remaining passbands are then attenuated by G ( z ) . This is illustrated in Fig. 6 , where the thicker and thinner lines give the responses of G( z ) and f f 4 ( z-" )H3( z ' " /~) H~( z " /~) H~( zAfl8). respectively. When five terms are used in G( z ) , the lowest attenuation of the peak just before the frequency f = 16fs/2 is just 120 dB (see Fig. 3 ). The last filter H 4 ( z ) has been designed to equalize the passband response within the given limits. Since the passband ripples of the half-band subfilters are very small. it can concentrate on equalizing the distortion caused by G ( z ) . Figure 7 gives the responses for G ( z ) (dashdotted line). . .
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. . The main advantage of using identical subfilters lies in the fact that it enables us to find an overall filter in such a way that there are no general multipliers. If conventional half-band filters are used for implementing H J (~) .
H,,(z). and H z ( z ) , the required orders of the direct-form filters H i ( z ) . H 2 ( z ) , and H 3 ( z ) [cf. Eqs. (3b) , (1b), and (Fjb)] are 7. 15. and 81, respectivelp The delay terms in Eqs. (3a) , (4a). and (5a) are in theses cases z -' , :-I5, and respectively. If direct rounding is used, the minimum number of decimal bits required for the coefficient representations are for these designs 22. 21, and 24, respectively. Because of a large silicon area required for implemeting a long general multiplier, the overall area for the VLSI-implementation of these filters is significantly more than that for the proposed design.
\:. FILTER ARCHITECTURE
The filter structures described above lead directly to a very efficient VLSI implementation for the overall decimator. If a fourth or fifth order sigma-delta modulator is used, then an overall decimation ratio of df = 61 is enough to achieve a 20-bit resolution. This is illustrated i n Fig. 8 , where the dot-dashed and solid lines give the simulated baseband spectra at the output of a fifth-order modulator [3] and after filtering and decimation, respectively. As seen from this figure. the contribution of the aliased components to the overall noise is negligi ble.
For the decimation ratio of Af = 64. the first filter stage G ( z ) reduces the sampling rate by K = 8. This filter stage can be realized by using a mixed bit-parallel and bit-serial architecture for maximum layout compactness and speed. The layout is generated automatically from the system level specifications using parametrized layout generators (for details, see [13]). In this case. a 16-bit wordlength is required and the zerial FIR niodules must operate at the rate which is two times the modulator's sampling rate. For the remaining filters, an efficient circuit implenientation can be achived if a dynamic onetransistor R . W can be used for data memory locations. Since com- operations in the proposed filter algorithm can be implemented using three parallel shifters and one three-input adder/subtracter. A fourword FIFO buffer is needed at the processor's input in order t o get the maximum throughput. The processor must operate at speed being 8 times higher (2'2.3 MHz) than that of the modulator. The processor's memory is addressed by three register: The of1 and of2 registers form a pointer inside the subfilter and the seg register determines the base address which this pointer is added to. The physical RAM location to be addressed is: and [.rJ stands for integer part of .r. In this way. the of2 register creates a ring buffer that is incremented correctly in spite of the decimation. The proposed addressing mechanism provides an efficient usage of RAM because only 3 additional memory locations are needed for the stack. The ROM is also very compact because the decimators H I ( : ) ,
H~( z )
and H~(I) repeat calls to the same subfilter subprogram. Moreover. the ALV is very small compared to a conventional multiplier that would require at least 24-bits operating at the same rate. As a whole, the area for the filter processor is dominated by the RAM and ROM modules. For the proposed algorithm, the RAM is '2'2.1 20-bit words, the ROM is about 100 20-bit words and the ALII has a 32-bit internal accuracy.
VI. CONCLUSION
An efficient linear-phase FIR filter structure has been proposed for eliminating the out-of-band noise generated by a high-order sigmadelta analog-to-digital converter. The main advantages of the proposed filter structure are:
1. It can be easily implemented in CMOS VLSI.
2. The quantization noise generated by the sipla-delta modulator is effectively attenuated.
3. Input signal components, such as possible sinusoidal components, aliasing into the passband are highlq attenuated, thus relaxing the anti-aliasing prefilter requirements. 4. The same structure can be used for many oversampling ratios. 5. The overall filter structure contains no general multipliers. This enables us to implement the filter using a simple and small-area processor architecture.
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